This summer, our development team team worked on the latest version of Aniah V2.1 !
It includes 4 brand-new features, for an easier use :
– Synoptic schematic
– Verilog netlist support
– Topology detection for a better precision
This new version is out since 08/31/22 !
Want to know more ? Don’t hesitate to contact us for demonstration
Aniah is proud to announce joining Cadence's Connections Program earlier this year in May 2022. Our verification tool can now easily connect to Cadence Virtuoso Schematic Editor ®. From now on, our customers will be able to use Aniah ERC tool to check for errors and...
The V2.0 as been released ! This release provides the full potential of electrical rules checking (ERC) while offering unprecedented ease of use. Its main assets are : - Comprehensive set of ERC rules natively supported. - Unparalleled performances and scalability. -...
Weeks before tapeout, SoC design teams must verify large mixed-signal transistor-level netlists. The standard approach is to verify functionality by running simulations with back-annotated gate-level RTL along with behavioral analog blocks. However, since this...
Sign up for our newsletter to receive
aniah’s latest development and release